



PCT/EP 03 / 5 0 7 6 4



INVESTOR IN PEOPLE

**PRIORITY
DOCUMENT**SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

EPO - DG 1

09. 12. 2003

93

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

REC'D 17 DEC 2003

WIPO PCT

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated

25 November 2003

Patents Form 1/77


Patents Act 1977
(Rule 16)

The
Patent
Office

30OCT02 E759494-2-DB1063
POL/7700 0.00-0225175.9
1777

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)



The Patent Office

Cardiff Road
Newport
South Wales
NP9 1RH

1. Your reference

RL.P52326GB

2. Patent application number

(The Patent Office will fill in this part)

0225175.9

30 OCT 2002

3. Full name, address and postcode of the or of each applicant (underline all surnames)

Toumaz Technology Limited
The Innovation Centre
Building D5, Culham Science Centre
Abingdon
Oxfordshire
OX14 3DB

Patents ADP number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation

United Kingdom

809 8428001

4. Title of the invention

Floating Gate Transistors

5. Name of your agent (if you have one)

Marks & Clerk

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

4220 Nash Court
Oxford Business Park South
Oxford OX4 2RU
United Kingdom

7271125001

Patents ADP number (if you know it)

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country

Priority application number
(if you know it)

Date of filing
(day / month / year)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing
(day / month / year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

Yes

- a) any applicant named in part 3 is not an inventor, or
 - b) there is an inventor who is not named as an applicant, or
 - c) any named applicant is a corporate body.
- See note (d))

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form

Description	12
Claim(s)	3
Abstract	1
Drawing(s)	6

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77)

1

Request for preliminary examination and search (Patents Form 9/77)

1

Request for substantive examination (Patents Form 10/77)

1

Any other documents
(please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature Mark Schell Date

Marks & Clerk

29 October 2002

12. Name and daytime telephone number of person to contact in the United Kingdom

Dr. Robert Lind
01865-397900

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

Floating Gate Transistors

The present invention relates to floating gate transistors and more particularly to floating gate metal-oxide-semiconductor transistors.

5

Floating gate metal-oxide-semiconductor (MOS) transistors are devices with a first gate situated on a layer of insulating oxide directly above the transistor channel, and a second control gate situated on a layer of insulating oxide above the first gate. The first gate is electrically isolated, hence the term 'floating gate', and any charge
10 deposited on the floating gate will be held almost indefinitely. Floating gate devices are commonly used in digital integrated circuit (IC) design as the storage components of FLASH EPROM. Typically, floating gate MOS transistors are fabricated using thin film technology, with a high degree of integration between transistors and other components.

15

During the last decade, floating gate devices have also been exploited in analogue IC design to implement circuits and small systems. The availability of a floating gate device, where the charge (or voltage) on the floating gate can be controlled, leads to a number of useful circuit applications, including:

20

- Analogue memory: Floating gate devices can be used as 'analogue PROM', particularly for applications such as neural networks which require non-volatile analogue storage.
- 25 • Tuning: Any charge stored on the floating gate will affect the threshold voltage of the transistor. Thus transistors can effectively be tuned to ensure their threshold voltages are equal, by carefully controlling the charge stored on the floating gate. A further example is the auto-zero floating gate amplifier (AFGA), where the operating point at the input of the amplifier can be set by tuning a floating gate
30 structure.
- Level shifting: The floating gate is also a level shifter. Whatever charge is stored on the floating gate will add to the voltage applied on the control gate. This level

shifting may be used (for example) for threshold shifting for low-power /low voltage circuits. With a preset voltage offset, the functional threshold of the transistor is changed accordingly.

- 5 • Computation: The use of the floating gate transistor as a computational element is very attractive for low power analogue integrated circuit design. If the top (control) gate is divided into a number of smaller gates with scaled areas, the floating gate device effectively performs a weighted summation of the voltages applied on each of these top gates. By scaling the top gate areas (i.e. capacitor sizes) voltages can be weighted, relative to the capacitor sizes. Such a structure is indicated diagrammatically in Figure 1. Figure 1a represents a stacked floating gate device, where the top control gate (or gates) is (or are) situated directly above the channel region of the transistor. However such a stacked floating gate structure is not recommended, as the process steps required to fabricate the top gate can cause changes in the floating gate and substrate which affect the transistor's threshold voltage. The preferred architecture is shown in Figure 1b, where the floating gate is extended laterally from the channel, and the top gate is deposited over this extended region.

- 20 An informative review of both digital and analogue applications based on floating gates can be found in: IEEE Transaction on Circuits and Systems – Part II, Special Issue on Floating Gate Circuits and Systems, January 2001.

- 25 Despite the obvious attractions, the usage of floating gate structures in analogue circuits has not really taken off, due to a number of practical problems in the implementation of analogue floating gate circuits. In particular, programming and control of the charge on the floating gate is very difficult, and typically involves a combination of Fowler-Nordheim tunnelling and hot carrier injection. Both of these processes typically require the application of large voltages which allow electrons with sufficient energy to tunnel through the insulating silicon dioxide to and/or from the floating gate, thus altering the net charge on the gate. Although this process is similar to the methods used for programming and erasing digital ROMs, repeated programming causes degradation of the silicon oxide leading to transistor breakdown.

This leads to long-term reliability problems for circuits which require constant tuning or alteration. In addition the application of high voltages to perform tuning is itself undesirable.

- 5 Another problem with floating gate devices is that the long-term charge storage capabilities are uncertain - over time the charge stored on the floating gate may slowly leak away. This problem will only get worse as process dimensions shrink and the oxide thickness reduces. Any slight charge leakage in a digital memory may not be a problem but is much more significant when an analogue value is being stored. This
10 uncertainty in long-term charge storage has contributed to the reluctance to exploit floating gates in analogue ICs for commercial applications.

Recently, a mechanism for overcoming the above-mentioned problem in floating gate analogue circuit design - i.e. the difficulty in manipulating the charge stored on the
15 floating gate - was proposed at IEEE Int. Symposium on Circuits and Syst. (ISCAS) 2001, Pre-Conference Workshops: 'Multiple-Input Floating-Gate MOS Transistors as Functional Devices to Build Computing Circuits' Tadashi Shibata, 'Voltage-Mode Floating Gate Circuits', Jaime Ramirez-Angulo. The mechanism involves the deliberate addition of a small leakage path to the floating gate. Such a leakage path
20 could be provided using a high resistance value implemented using conventional CMOS resistors. However, this would require a prohibitively large silicon area, and thus is impractical. Shibata and Ramirez-Angulo therefore propose providing the leakage path via the addition of a single pull-up reverse biased diode clamping the floating gate potential to the positive supply rail, as shown in Figure.2. The reverse-
25 biased diode effectively acts as a very large resistor which pulls the voltage on the floating gate toward the voltage applied to the other end of the diode (in this case, the supply voltage). The voltage on the floating gate will respond to voltages applied to the top gate(s), deviating from the voltage of the positive supply rail for as long as the gate voltage(s) is(are) applied.

30

This simple mechanism, however, has severe limitations. Input signal perturbations of sufficient amplitude will forward bias the pull-up diode, introducing severe distortion into the device performance. Restricting the signal swing to well below one

diode offset should reduce this effect, but the forward conduction problem can never be eliminated entirely.

It is an object of the present invention to overcome the above disadvantages.

5

According to a first aspect of the present invention there is provided a floating gate MOS transistor comprising:

one or more control gates;

an active channel;

10 at least one floating gate disposed substantially between the control gate(s) and the active channel;

first and second resistances coupling the floating gate to first and second control voltage sources respectively, the resistances forming a voltage divider network which sets the operating voltage of the floating gate.

15

Providing that the resistances are sufficiently large in value, leakage from the floating gate to the voltage sources is relatively small. For short term fluctuations in the voltage(s) applied to the control electrode(s), the floating gate acts as a true floating gate.

20

In a preferred embodiment of the present invention, said resistances are provided by respective diodes, or transistors operating as diodes, with the voltages applied to the first and second voltage sources being defined so that in use the diodes are reverse biased. It will be appreciated however that other means may be used to provide the
25 resistances.

According to a second aspect of the present invention there is provided an electronic device comprising one or more floating gate transistors according to the first aspect of the present invention.

30

In certain embodiments of the present invention, the electronic device comprises means for varying the voltage applied to one or both of the first and second control

voltage sources. This allows the operating voltage of the floating gate to be tuned to an appropriate value.

5 According to a third aspect of the present invention there is provided a method of operating the floating gate transistor of the first aspect of the invention, the method comprising applying first and second fixed voltages to the first and second voltage sources respectively. The floating gate can be set to a desired operating voltage by an appropriate selection of the first and second voltages.

10 According to a fourth aspect of the present invention there is provided a method of operating the floating gate transistor of the first aspect of the invention, the method comprising applying first and second voltages to the first and second voltage sources respectively, at least one of the first and second voltages being variable. The voltage at which the floating gate is operated can be set to a desired value by tuning one or
15 both of the first and second voltages.

The use of a diode to provide a high resistance connection between a floating gate and a control voltage source has the potential drawback that it may take a relatively long time to charge the floating gate to the operating voltage following, for example,
20 power-up.

It is a further object to overcome this disadvantage, and to enable the floating gate to charge to an operating voltage in a relatively short time.

25 According to a fifth aspect of the present invention there is provided a floating gate MOS transistor comprising:

- one or more control gates;
- an active channel;
- at least one floating gate disposed substantially between the control gate(s) and
30 the active channel;
- at least one resistance coupling the floating gate to a voltage source, the resistance being provided by a MOS transistor having its gate and source connected

together, the transistor source being coupled to said voltage source and the transistor drain being coupled to the floating gate.

Preferably, the transistor gate is coupled to the transistor source via a resistance. This
5 resistance may be provided by a short length of polysilicon.

According to a sixth aspect of the present invention there is provided a floating gate MOS transistor comprising:

- one or more control gates;
- 10 an active channel;
- at least one floating gate disposed substantially between the control gate(s) and the active channel;
- an insulating region surrounding the floating gate or a contact coupled to the floating gate; and
- 15 a conductor at least partially surrounding said insulating region, wherein in use the conductor is coupled to an operating voltage.

The insulating region will permit charge leakage from the floating gate to a very small extent. However, providing that this leakage is sufficient, the floating gate will
20 charge to the operating voltage. The leakage through the insulating layer can be enhanced to a sufficient degree by forming a contact on the floating gate, since the fabrication steps contributing to the formation of this metal contact to the floating gate cause impurities to damage the inter-oxide (insulating) layers, thus providing a mechanism for charge transport.

25 In one embodiment of the present invention, a metal contact is formed on the floating gate, a charge leakage path extending between the metal contact and said conductor. Preferably, the floating gate extends laterally from above the active channel, and said metal contact is formed on the floating gate at the end of the gate remote from the
30 active channel. More preferably, said conductor surrounds an insulating region surrounding said metal contact and the adjacent portion of the floating gate.

For a better understanding of the present invention and in order to show how the same may be carried into effect reference will now be made, by way of example, to the accompanying drawings in which:

- 5 Figure 1A illustrates schematically and in cross section a stacked floating gate MOS transistor;
- Figure 1B illustrates schematically and in cross-section a floating gate MOS structure with the top gate offset from the channel;
- Figure 2 shows an equivalent circuit for a floating gate transistor including a prior art
- 10 mechanism for setting the floating gate operating voltage;
- Figure 3 shows an equivalent circuit for a floating gate transistor including an improved mechanism for setting the floating gate operating voltage;
- Figure 4 shows a MOS transistor configuration for providing a resistance in the transistors of Figures 2 and 3;
- 15 Figure 5 illustrates a known floating gate MOS transistor structure;
- Figure 6a illustrates in plan view a floating gate transistor structure with a deliberate leakage path introduced by the formation of a metal contact to the floating gate;
- Figure 6b illustrates in cross-section the floating gate transistor structure of Figure 6a;
- Figure 7 shows an equivalent circuit for the floating gate transistor of Figure 6;
- 20 Figure 8 shows an equivalent circuit of an additive inverter constructed using floating gate transistors; and
- Figure 9 shows an equivalent circuit of a biquadratic structure comprising additive inverters according to Figure 8.
- 25 Prior art floating gate MOS transistors have been described above with reference to Figures 1 and 2. Whilst the architecture illustrated in Figure 2 provides an improvement over that of Figure 1, that architecture is not ideal because of limitations which it imposes on the voltage(s) which can be applied to the control gate(s).
- 30 An improvement to the architecture of Figure 2 involves the use of two reverse biased diodes (pn junctions) connected to the floating gate as shown in Figure 3. These diodes can be connected directly to the power rails V_{CC} , V_{SS} which will thus set an operating point somewhere between the two power supply rails. By manipulating the

relative diode dimensions, one of the diodes can be made 'dominant', thus defining the power rail which the operating point will approach. Knowing the expected input voltage swing, the divider voltage may be set accordingly. Imposing a voltage perturbation on this structure within the expected limits should not forward bias the diodes. Thus compared to the single diode pull-up, the reverse diode voltage divider architecture will ensure a distortion free operation.

A more general solution is to use two separate tuning voltages connected to the other terminals of the reverse-biased diodes, instead of connecting these points to the supply rails. The floating gate voltage will then be determined by these tuning voltages, and effectively this will set the operating voltage of the transistors. This technique is general and applicable both for analogue and digital circuits, and may be implemented in any standard CMOS process. The penalty of course is extra connections and tuning voltages. An intermediate solution would be to have only one extra tuning voltage, and to connect the other diode terminal to one of the supply rails.

A feature of the leaky floating gate approach is that very high resistance values are required to minimize the amount of leakage and ensure that the device still behaves during normal operation as a floating gate structure. The downside of this is that devices using this mechanism possess long turn-on times during power up. Since the floating gate capacitance must be charged up through the very high resistance, power-up times of the order of minutes may result. This is clearly impractical for many applications.

A proposed solution is to implement the reverse biased diode (leaky resistor) using a MOS transistor with gate-source shorted (see Figure 4). In normal operation the transistor will be off, and the only current flowing will be the leakage current of the drain diffusion (i.e. diode leakage as desired). However at power-up the MOS transistor will quickly 'bootstrap' the floating gate to the desired operating voltage, assuming that during power-up the MOS gate potential rises more slowly than the source potential. This situation is likely to occur since the gate capacitance is much higher than the source capacitance, thus the gate potential will automatically lag the source potential. However, to ensure that this 'bootstrap' effect happens, the

bootstrap MOS gate should be connected to the positive supply rail through a length of polysilicon, which effectively implements a small resistor in series with the gate, thus further delaying the gate rise time. It will be appreciated that this shorted-gate MOS structure can be used both in the novel architecture of Figure 3 and in the prior art architecture of Figure 2, as well as in other floating gate MOS architectures.

In the circuits discussed above, reverse-biased diodes (and MOS transistors arranged to operate as diodes) are used to implement very high resistance structures to ensure that the floating gates are made only very slightly leaky. Although reverse biased diodes offer large resistance in a relatively small silicon area, they do not exhibit ideal resistive behaviour (due e.g. to leakage currents).

It is known that in order to achieve good isolation, a floating gate must be made as a single piece of polysilicon. If a metal contact is deposited on top of the floating gate, the processing steps required cause changes in the oxide interface, allowing a small amount of charge transport to occur. The nearest contact to this floating gate will collect this charge, and thus the floating gate now has a direct leakage path. Over time, the voltage on the floating gate will thus settle to the potential on this nearby contact.

A solution proposed here is to exploit this (usually unwanted) effect by making a contact to the floating gate, thus "damaging" the surrounding oxide and introducing a transport path for electrons. The floating gate is then surrounded with a second contact which thus collects all of the floating gate leakage charge which flows along the electron transport. Effectively, an ohmic contact to the floating gate is formed, the resistance being the very high resistance of the oxide interface layers. The surrounding contact is coupled to a voltage source, set to the desired operating voltage.

The process steps for fabrication of a conventional floating gate device will vary depending on the process technology and production methods. A simplified procedure which outlines in brief the main process steps for formation of the floating gate is as follows:

1. Thick field oxide is deposited and etched to define the source, drain and channel regions. Thin gate oxide is deposited over the whole device, and then etched away from source and drain regions. Source and drain regions are diffused (n-type or p-type implant for NMOS/PMOS devices respectively).
- 5 2. Polysilicon is deposited on top of the thin gate region (self-aligned gate) to form the floating gate.
3. Field oxide and gate oxide layers are deposited to insulate the floating gate.
4. Polysilicon for the second gate (control gate) is deposited on top of the second thin gate oxide layer. Field oxide is then deposited over the complete device,
- 10 with windows being etched to allow contact to the source, drain and control gates.

The basic device structure of such an NMOS floating gate device is illustrated in Figure 5 – note that dimensions are not to scale. Figure 5 shows a cross-sectional view of the transistor along the channel.

15

If a metal contact is made to the floating gate during the fabrication process, the fabrication procedure is now modified as follows:

1. Thick field oxide is deposited and etched to define the source, drain and channel regions. Thin gate oxide is deposited over the whole device, and then etched away from source and drain regions. Source and drain regions are diffused (n-type or p-type implant for NMOS/PMOS devices respectively).
- 20 2. Floating polysilicon gate deposited as before, but the gate region is extended to allow additional area for metal contact to be made.
3. Field and thin oxide layers are deposited, and etched to form a window for the floating gate metal contact. The metal contact is deposited, and covered with a further layer of thick oxide. When a layer of silicon diode is deposited on top of an existing layer, a solid insulator is formed but with a minor systematic “crack” between the layers. The etching process leaves impurities along this interface, thus allowing a small amount of charge transport to occur along this
- 25 inter-dioxide layer.
- 30

A suitable layout for this architecture is shown schematically in Figure 6, with Figure 6a showing a plan view and Figure 6b a cross-sectional view. Note that the cross

section in Figure 6b is now perpendicular to the channel (i.e. current in the channel flows into the plane of the paper). A 'stand-alone' metal contact is made to the floating gate. A diffusion (active) contact is made surrounding the floating gate. This second contact will collect most of the gate leakage charge since diffusion contacts are deep, extending all the way down to the substrate. As shown in Figure 6, it is impossible to enclose the floating gate contact completely. However, with the illustrated layout close to 80% of the edge should be controlled. The surrounding contact should be made as close as possible to the floating gate in order to reduce the resistive value which otherwise might be too large even for floating gates.

10

Applying this structure to the leaky floating gate circuit will make the resulting circuit simpler since now only a single resistive connection is required to the floating gate, as shown in Figure 7.

15 This architectures described above are usable in both analogue and digital circuits. In digital circuits an important use would be to allow the tuning of threshold voltages of the transistors. Assuming all devices are made with leaky gate structures, the thresholds of the devices may be tuned to close to 0V allowing for much lower supply voltages. Supply voltages between 0.5 - 1 V have been demonstrated in standard high-threshold CMOS with more complicated, UV-based floating gate tuning techniques. Many different kinds of gates may be designed and it is anticipated that the area-penalty for using these devices is small. Device count is usually reduced, whilst stacked transistors may be replaced with a single transistor having dual control gates.

25

In conventional digital logic, multiple input logic gates are formed typically by vertically stacking a number of N and P-type transistors. The minimum supply voltage is thus limited by the need to provide sufficient voltage headroom for these stacked devices. However by using multiple-input floating gate transistors we may reduce the stacking to only two stacked transistors, one PMOS on top of one NMOS. The multiple input logic gate functionality can then be implemented through exploiting the multiple-input functionality of the floating gate transistors. This allows very low supply voltages to be used.

30

- In analogue circuits the leaky gate structures may be used in a number of ways. Circuit biasing is simplified and the capacitive connections through a double poly capacitor enable an external operating voltage. Another property of floating-gate like structures is the perfect voltage summing features. This summing structure could be used for mixing signals. As with digital circuits, the threshold shifting ability is useful for low power, low voltage analogue circuits. The free headroom towards the rails may be regained, enabling a full rail-to-rail operation of circuits.
- Figure 8 illustrates an equivalent circuit for an additive inverter using floating gate transistors. The two-input additive inverter circuit functions as a standard one-input inverter except that it has an additive property where the inverting threshold is given by the sum of the input voltages. The transconductance of the inverter can be tuned by varying the offset voltage(s) of the floating gate transistor. If we connect the output node to one of the inputs, and the coupling capacitances are of equal sizes, the circuit behaves as an analog inverter, or analog inverting amplifier with gain = 1.
- Figure 9 illustrates a biquadratic structure consisting of three identical additive inverters, each as illustrated in Figure 8, and two filter capacitors. The structure resembles a standard second order biquad structure, except that the node voltage is inverted from the input voltage, and the output voltage is inverted from the node voltage. When the output is fed back to the input inverter, the signal must be inverted. This is done by using an analog inverter coupling.
- An example application of the technology described here is in the field of hearing aids. By cascading several second order biquads and separately tuning the cutoff frequency and Q-factor of each stage, it is possible to emulate the behavior of a human cochlea.
- It will be appreciated by the person of skill in the art that various modifications may be made to the above described embodiments without departing from the scope of the present invention.

Claims

1. A floating gate MOS transistor comprising:
one or more control gates;
5 an active channel;
at least one floating gate disposed substantially between the control gate(s) and
the active channel;
first and second resistances coupling the floating gate to first and second
control voltage sources respectively, the resistances forming a voltage divider network
10 which sets the operating voltage of the floating gate.
2. A transistor according to claim 1, wherein said resistances are provided by
respective diodes, or transistors operating as diodes, with the voltages applied to the
first and second voltage sources being defined so that in use the diodes are reverse
15 biased.
3. An electronic device comprising one or more floating gate transistors
according to claim 1 or 2.
- 20 4. An electronic device according to claim 3, wherein the electronic device
comprises means for varying the voltage applied to one or both of the first and second
control voltage sources so that the operating voltage of the floating gate can be tuned
to an appropriate value.
- 25 5. A method of operating the floating gate transistor of claim 1 or 2, the method
comprising applying first and second fixed voltages to the first and second voltage
sources respectively so as to set the floating gate to a desired operating voltage by an
appropriate selection of the first and second voltages.
- 30 6. A method of operating the floating gate transistor of claim 1 or 2, the method
comprising applying first and second voltages to the first and second voltage sources
respectively, at least one of the first and second voltages being variable so that the

voltage at which the floating gate is operated can be set to a desired value by tuning one or both of the first and second voltages.

7. A floating gate MOS transistor comprising:
 - 5 one or more control gates;
 - an active channel;
 - at least one floating gate disposed substantially between the control gate(s) and the active channel;
 - at least one resistance coupling the floating gate to a voltage source, the
 - 10 resistance being provided by a MOS transistor having its gate and source connected together, the transistor source being coupled to said voltage source and the transistor drain being coupled to the floating gate.
8. A transistor according to claim 7, the transistor gate being coupled to the
- 15 transistor source via a resistance.
9. A floating gate MOS transistor comprising:
 - one or more control gates;
 - an active channel;
 - 20 at least one floating gate disposed substantially between the control gate(s) and the active channel;
 - an insulating region surrounding the floating gate; and
 - a conductor at least partially surrounding said insulating region, wherein in use the conductor is coupled to an operating voltage.
- 25 10. A transistor according to claim 9, wherein a metal contact is formed on the floating gate, a charge leakage path extending between the metal contact and said conductor.
- 30 11. A transistor according to claim 10, wherein the floating gate extends laterally from above the active channel, and said metal contact is formed on the floating gate at the end of the gate remote from the active channel.

12. A transistor according to claim 11, wherein said conductor surrounds an insulating region surrounding said metal contact and the adjacent portion of the floating gate.

ABSTRACT
Floating Gate Transistors

5 A floating gate MOS transistor comprises one or more control gates, an active channel, and at least one floating gate disposed between the control gate(s) and the active channel. First and second resistances couple the floating gate to first and second control voltage sources respectively, the resistances forming a voltage divider network which sets the operating voltage of the floating gate.

10 Figure 3





Figure 1A





Figure 1B




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6a





Figure 6b

Figure 7




Figure 8




Figure 9

PCT Application

EP0350764



This Page Blank (uspto)